

General Description


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BVDSS	RDS(ON)	ID
40V	5.5mΩ	70A

Features

- 40V, 70A, RDS(ON)=5.5mΩ@VGS = 10V
- Improved dv/dt capability
- Fast switching
- Green Device Available

PPAK3X3 Pin Configuration



Applications

- Notebook
- Load Switch
- LED applications
- Hand-Held Device

Absolute Maximum Ratings $T_c=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	40	V
V _{Gs}	Gate-Source Voltage	± 20	V
I _D	Drain Current – Continuous ($T_c=25^\circ\text{C}$)	70	A
	Drain Current – Continuous ($T_c=100^\circ\text{C}$)	44.3	A
I _{DM}	Drain Current – Pulsed ¹	280	A
P _D	Power Dissipation ($T_c=25^\circ\text{C}$)	52	W
	Power Dissipation – Derate above 25°C	0.42	W/°C
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction to ambient	---	62	°C/W
R _{θJC}	Thermal Resistance Junction to Case	---	2.4	°C/W

Electrical Characteristics ($T_J=25\text{ }^{\circ}\text{C}$, unless otherwise noted)
Off Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	40	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to $25\text{ }^{\circ}\text{C}$, $I_D=1\text{mA}$	---	0.03	---	$\text{V}/\text{ }^{\circ}\text{C}$
I_{DS}	Drain-Source Leakage Current	$V_{DS}=40\text{V}$, $V_{GS}=0\text{V}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	μA
		$V_{DS}=32\text{V}$, $V_{GS}=0\text{V}$, $T_J=85\text{ }^{\circ}\text{C}$	---	---	10	μA
I_{GS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA

On Characteristics

$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$, $I_D=20\text{A}$	---	4.2	5.5	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=10\text{A}$	---	5.3	7	$\text{m}\Omega$
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D = 250\mu\text{A}$	1.0	1.6	2.5	V
			---	-5	---	$\text{mV}/\text{ }^{\circ}\text{C}$
g_{fs}	Forward Transconductance	$V_{DS}=10\text{V}$, $I_D=10\text{A}$	---	16	---	S

Dynamic and switching Characteristics







Q_g	Total Gate Charge ^{2, 3}	$V_{DS}=32\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=10\text{A}$	---	25	50	nC
Q_{gs}	Gate-Source Charge ^{2, 3}		---	6.4	13	
Q_{gd}	Gate-Drain Charge ^{2, 3}		---	12.1	24	
$T_{d(on)}$	Turn-On Delay Time ^{2, 3}	$V_{DD}=20\text{V}$, $V_{GS}=10\text{V}$, $R_G=3.3\Omega$	---	14.2	28	ns
T_r	Rise Time ^{2, 3}		---	18.3	36	
$T_{d(off)}$	Turn-Off Delay Time ^{2, 3}		---	38.8	76	
T_f	Fall Time ^{2, 3}		---	13.9	28	
C_{iss}	Input Capacitance	$V_{DS}=25\text{V}$, $V_{GS}=0\text{V}$, $F=1\text{MHz}$	---	2410	3600	pF
C_{oss}	Output Capacitance		---	233	400	
C_{rss}	Reverse Transfer Capacitance		---	152	230	
R_g	Gate resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $F=1\text{MHz}$	---	1.6	3.2	Ω



Drain-Source Diode Characteristics and Maximum Ratings

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current	$V_G=V_D=0\text{V}$, Force Current	---	---	70	A
			---	---	140	A
V_{SD}	Diode Forward Voltage	$V_{GS}=0\text{V}$, $I_s=1\text{A}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	V


Note :

1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
3. Essentially independent of operating temperature.


Fig.1 Continuous Drain Current vs. T_C

Fig.2 Normalized RD_{SON} vs. T_J

Fig.3 Normalized V_{th} vs. T_J

Fig.4 Gate Charge Waveform

Fig.5 Normalized Transient Impedance

Fig.6 Maximum Safe Operation Area


Fig.7 Switching Time Waveform

Fig.8 EAS Waveform

PPAK3x3 PACKAGE INFORMATION



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MAX	MIN	MAX	MIN
A	0.900	0.700	0.035	0.028
b	0.350	0.250	0.014	0.010
c	0.250	0.100	0.010	0.004
D	3.500	3.050	0.138	0.120
D1	3.200	2.900	0.126	0.114
D2	1.950	1.350	0.077	0.053
E	3.400	3.000	0.134	0.118
E1	3.300	2.900	0.130	0.114
E2	2.600	2.350	0.102	0.093
e	0.65BSC		0.026BSC	
H	0.750	0.300	0.030	0.012
L	0.600	0.300	0.024	0.012
L1	0.200	0.060	0.008	0.002
θ	14°	6°	14°	6°

PPAK3X3 RECOMMENDED LAND PATTERN

